
d1
clk
reset
clk
in
rst
q_reg
CLR
C
D
Q
RTL_REG_ASYNC
qbar_i
I0
O
RTL_INV
q
qbar
q
qn
d_ff